

# Hardware-Software Co-Designed Cache Bypass Mechanism on X86 Machine

EECS 583 Fall 2020

Group 11

Yichen Yang, Wentao Zhang, Wenqi Zhu, Zhiyi Pan

# Motivation

Development of Hardware



High Performance Computer with multiple processors




Fast instruction Execution




Low Memory Access Speed



Cache



# Motivation




Percentage of total execution time spent on different part of the workload.

# Motivation & Introduction

---


Prj:	Hardware-Software Co-Designed	Cache Bypass Mechanism	on X86 Machine
	<ul style="list-style-type: none"><li>● Cache profiling &amp; compiler mark Inst. with bypass labels</li><li>● ISA level modification</li></ul>	<ul style="list-style-type: none"><li>● Performance are bottle-necked by memory</li><li>● Not cache infrequently used data</li></ul>	<ul style="list-style-type: none"><li>● <b>Previous work:</b> EPIC (in order)</li><li>● <b>Modern Processors:</b> out-of-order (e.g. Intel X86)</li></ul>

# Background




# Design

---



# Design


---



- Profile Cache Performance
- Format:
  - hit/miss rate per PC
  - hit/miss rate per data Addr

# Design

---




- Profile Cache Performance
- Format:
  - hit/miss rate per PC
  - hit/miss rate per data Addr

- Analyze cache stats and select load insts to do bypass  $mnrp = \frac{\text{number\_misses\_no\_reuse}}{\text{number\_loads\_executed}}$
- Algorithms:
  - Naive Miss Rate: insts that have miss rate higher than the threshold
  - Top % Miss Rate: insts that have top X% of miss rate
  - Reuse Probability:  $mnrp$  larger than the threshold




# Design



- Profile Cache Performance
- Format:
  - hit/miss rate per PC
  - hit/miss rate per data Addr
- Analyze cache stats and select load insts to do bypass  $mnrp = \frac{\text{number\_misses\_no\_reuse}}{\text{number\_loads\_executed}}$
- Algorithms:
  - Naive Miss Rate: insts that have miss rate higher than the threshold
  - Top % Miss Rate: insts that have top X% of miss rate
  - Reuse Probability:  $mnrp$  larger than the threshold
- ISA level modification
  - Add 1 bit indicating bypass or not to load inst
- CPU core should issues the memory request to corresponding port

# Implementation


---



- Profile Cache Performance
- Format:
  - hit/miss rate per PC
  - hit/miss rate per data Addr
- Analyze cache stats and select load insts to do bypass
- Algorithms:
  - Naive Miss Rate: insts that have miss rate higher than the threshold
  - Top % Miss Rate: insts that have top X% of miss rate
  - Reuse Probability: *mnrp* larger than the threshold
- ISA level modification
  - Add 1 bit indicating bypass or not to load inst
- CPU core should issues the memory request to corresponding port

# Implementation


---



- Dynamorio cache simulator
- Dump offline memory access trace
  - Format: PC, hit/miss, target data Addr
- Analyze cache stats and select load insts to do bypass
- Algorithms:
  - Naive Miss Rate: insts that have miss rate higher than the threshold
  - Top % Miss Rate: insts that have top X% of miss rate
  - Reuse Probability: *mnrp* larger than the threshold
- ISA level modification
  - Add 1 bit indicating bypass or not to load inst
- CPU core should issues the memory request to corresponding port

# Implementation


---



- Dynamorio cache simulator
- Dump offline memory access trace
  - Format: PC, hit/miss, target data Addr
- Implemented in Python
- Multiple bypass instruction selection algorithm
- Generate Bypass-List to a file
  - Common Bypass-List is used in the evaluation
- ISA level modification
  - Add 1 bit indicating bypass or not to load inst
- CPU core should issues the memory request to corresponding port

# Implementation

---



- Dynamorio cache simulator
- Dump offline memory access trace
  - Format: PC, hit/miss, target data Addr
- Implemented in Python
- Multiple bypass instruction selection algorithm
- Generate Bypass-List to a file
  - Common Bypass-List is used in the evaluation
- Modify Dynamorio cache simulator
- Read Bypass-List and perform cache bypass
- Avoid ASLR (Address Space Layout Randomization)

# Methodology

- Benchmark
  - gapbs: a graph benchmark suite
  - Breadth-First Search (BFS)
- Dataset from SNAP

Dataset	#Node	#Edges	Category
email-Eu-core (email)	1K	25.5K	Train/Test
p2p-Gnutella08 (p2p)	6.3K	20.7K	Train
wiki-Vote (vote)	7.1K	104K	Train
ca-GR-QC (qc)	5.2K	12.5K	Test
Slashdot-09 (slash)	82K	948K	Test
Pokec (pk)	1.6M	30M	Test

- Simulated cache specification

L1 Size	32KB
L1 Assoc	8
L2 Size	8MB
L2 Assoc	16
Cache Line Size	64

---

# DEMO

# Evaluation

---

- Bypass Lists Similarity
- Algorithm Evaluation
- Reuse Algorithm Evaluation
  - Cache Setup
  - Data Set Size
- Interpreted Performance Gain




# Evaluation - Bypass Lists Similarity

---

- Common rate =  $\frac{\text{intersection(PCs)}}{\text{Union (PCs)}}$
- Average Common Rate: 73%


Common Rate vs. Reuse Prob Threshold




# Evaluation - Algorithm

- Reuse Probability Algorithm has the best performance with threshold to be 0.5
- Both Naive and Top Miss Algorithm failed to provide the ideal miss reduction
- Possible Reason:  
Bypass one PC if its miss rate passes threshold. However, this may introduce more misses, since that cache line can be reused by other PCs.


reuse



naive





top miss



# Evaluation - Cache Performance (Reuse)


- Analyze the influence of cache size and cache line size
- The L1D miss without bypassing is 513K when cache size is 4k




# Evaluation - Data Set Size (Reuse)

- data set size (#Nodes): 5.2K, 82K, 1.6M
- bypass algorithm fails to provide ideal performance on large data set
- Possible Reason:
  - Less bypass opportunity
  - Increased number of LL miss


qc



slash




pokec



# Evaluation - Interpreted Perf. Gain (Reuse)

- Set up
  - Intel i7-4770
  - L1 Data cache = 32 KB, 64 B/line, 8-WAY,
  - LL cache = 8 MB, 64 B/line
- Introduced performance lost on large data set (pokec)



# Limitations and Future Works

---

- Not perform well on large dataset.
  - Possible reason: Data-access pattern on large dataset is different from that on small dataset.
  - Future work: Investigate data-access pattern in large dataset.
- A single iteration may not suffice for global optimal.
  - One iteration generates new miss!
  - Future work: Multiple iterations might finally converge to an optimal.
- Current method bypass the whole cache.
  - What if the load is never reused in L1 but frequently reused in L2?
  - Future work
    - Consider both L1D and LLC hit/miss rate.
    - Bypass selected layer of cache.

# Conclusion

---

- What do we build?
  - An end-to-end tool chain to investigate the HW-SW co-designed cache bypass opportunity on X86 machine
- What is the result?
  - Reuse prob algorithm outperforms the others.
  - Works better on small cache size and small cache line size.
  - Limited benefit on large input dataset.

